A fully differential self-biased inverter-based folded cascode amplifier which uses the feedforward-regulated cascode principle is presented. A detailed small-signal analysis covering both the differential-mode and the common-mode paths of the amplifier is provided. Based on these theoretical results a design is given and transistor level simulations validate the theoretical study and also demonstrate the efficiency and usefulness of the proposed amplifier.
Introduction
Amplifiers are essential building blocks used frequently to build feedback networks able to perform a variety of accurate functions, e.g. multiplication, addition, integration, inversion, etc. The accuracy of these operations is directly dependent on the amplifier's gain-bandwidth product (GBW) performance [1] .
Dictated by the down scaling of the digital circuits, the CMOS technology evolved posing several obstacles to the analog circuits design in general and in particular to the amplifiers design. Some of these obstacles are low intrinsic gain (g m /g ds ) of transistors, reduced supply voltages, high variability of devices, etc., which inevitably deteriorate the performance of the well-known amplifier topologies. To cope with this problem some existing amplifier topologies have been enhanced and novel topologies have been proposed, some recent examples are [2] - [4] .
In this paper we propose a fully differential self-biased inverter-based folded cascode amplifier which uses the feedforward-regulated cascode principle firstly presented in [4] . First, the small-signal behavior of the topology is analyzed in detail. After, a design is outlined and transistor level simulations are presented to demonstrate the efficiency of the proposed new topology. Finally, the main conclusions are drawn.
Contribution to Sustainability
A new self-biased inverter-based transconductance amplifier topology using feedforwad-regulated cascode devices is presented. The combination of these features allows the topology to achieve an attractive figure of merit (FoM = GBW·C L /Power), which is comparable or better to those of the best amplifiers up to date. This enhanced bandwidth to power dissipation efficiency is interesting for high speed and low power applications to be realized in deep-submicron CMOS technology nodes (≤ 0.13-µm).
Amplifier Description and Analysis

Circuit Description
The circuit of the proposed amplifier without common-mode (CM) feedback (CMFB) circuitry is shown in Fig. 1 D3a-b , and these voltages are used to drive cascode transistors M 6a-b and M 7a-b in a feedforward fashion as proposed in [4] . For this reason the topology is named feedforward-regulated folded cascode. An interesting advantage of the feedforward-regulated cascode topology over the well-known feedback-regulated cascode one is the faster cascode regulation, which leads to a higher operation speed [4] . The inverter-based inputs of the amplifier effectively double the input g m compared to single-transistor inputs, which can be used favorably in attaining high GBW. . As a result, 50 % of the rail-to-rail voltage is consumed, which is not desirable. Regarding the averaging circuit, the value of the resistors should be sufficiently large in order not to lower the output impedance, and hence the gain. Unfortunately, large resistor values mean large silicon area, and, if this is prohibitive, other CMFB circuitry, depending on the application, can be used (e.g., switched-capacitor CMFB, differential difference amplifier CMFB, etc.). It is important to remark that besides the rail voltages (V DD and V SS ) no additional biasing voltages are required, i.e., the amplifier is completely self-biased. This feature precludes the use of an explicit biasing circuit, saving power consumption and silicon area. 
Circuit Analysis
The small-signal differential-mode (DM) analysis is carried out with the equivalent half-circuit shown in Fig. 3 (a). Here C L represents an output capacitive load. The small-signal model used for all MOS transistors is illustrated in Fig. 3 (b). By considering a "perfect" symmetry, that is, the small-signal parameters of transistors M 2 , M 5 , and M 6 identical to those of M 3 , M 8 , and M 7 , respectively, the following input-output transfer function results: 
where
It is important to mention that, besides the two poles and two zeros present in (1), a pole-zero doublet occurs between the dominant and nondominant poles. With the symmetry assumption, this doublet is perfectly canceled out. If we consider the dominant pole angular frequency ω d much lower than that of the nondominant pole ω nd , expressions for these poles can be derived from (1) 
The low-frequency (DC) gain is given by: 
It is important to note that bulk-source transconductances g mb of transistors M 6a-b and M 7a-b increase the gain. Therefore, it is recommended not to eliminate the bodyeffect of these transistors, even though this is possible in most modern CMOS technologies. Also from (1) we see the transfer function has two right-half plane zeros. In practice, these zeros are at relatively high frequencies and can be neglected.
The maximum GBW for this amplifier, considering a phase margin of about 65 o , i.e. the nondominant pole located at a frequency twice the GBW [1] , is ω nd /(2*2π) hertz.
We now analyze the small-signal common-mode behavior. For this purpose, we consider the equivalent circuit shown in Fig. 4 , where it is assumed ideal averaging circuit as well ideal level shifters. One important requisite for the CM path is to have sufficient bandwidth (generally equal or greater than that of the DM path [6] ) and good phase margin to not deteriorate the DM performance. It is also desirable a moderate DC gain to stabilize the output CM voltage with some accuracy.
By visual inspection, we see that the overall transfer function (V cmo /V cmfb ) of the circuit in Fig. 4 is of fifth order, since it has five signal nodes, excluding the input. It is now clear why, for simplicity, we made ideal both the averaging circuit and the level shifters (otherwise the transfer function would be of seventh order and hardly manageable). Also, if desirable, the influence of these circuits can be included a posteriori. Considering symmetrical devices, i.e., transistors M 1 , M 2 , M 5 , and M 6 identical to M 4 , M 3 , M 8 , and M 7 , respectively, two perfectly matched doublets arise and the system reduces to "third" order. In this case the transfer function is given by: 
This transfer function is approximated because the sum of products terms multiplying the complex frequency "s" powers in the denominator are somewhat simplified; however, each term has a simplification error no greater than 1 % for typical parameter values. Considering a dominant-pole behavior, i.e. the frequency of the first pole much lower than the remaining ones, the dominant pole can be derived from (5) 
Since the nondominant (second) pole is not far away from the third pole, it can not be derived using an approach similar to that used for the dominant one. Therefore, a different approach [7] is used to approximate this pole (with an error lower than 10 %) resulting in: 
Similar to the DM path, this nondominant pole will dictate the maximum CM GBW for a given stability (phase margin). Hence, expressions (3) and (7) play a crucial role in the analysis and design of the proposed amplifier. The CM DC gain is straightforward derived from (5) 
The CM transfer function (equation (5)) also has three zeros; however, these zeros are at relatively high frequencies and can be ignored in practice.
Amplifier Design
The accuracy of the feedback networks (settling error, gain accuracy, bandwidth, etc.) where amplifiers are usually used is directly related with the amplifier's loop gain, which in turn at a particular frequency is a function of the GBW; therefore, the greater the GBW can be designed, the better system performances can be obtained [1] . As a result, in a basic view the design (sizing) problem of an amplifier is to achieve the maximum GBW possible with the minimum average power dissipation. In practice, however, other requirements (e.g., output swing, input-referred noise, distortion, etc.) have to be considered simultaneously resulting in a very challenging problem. To deal with this complexity and be able to obtain the most efficient solution (sizing), it is a common procedure to use a circuit optimizer.
Alternatively to the automated/optimized sizing, a manual and interactive equation-based approach can be followed. In order to come up with a tractable design problem, only the most important requirements are considered by the designer and the remaining ones are achieved with some design rules of thumb, which generally mean over-sizing the circuit. Although this approach generally precludes the optimum solution, we follow it here to gain more insight into the amplifier operation and also to validate the usefulness of the relatively simple expressions derived in the analysis section.
Throughout the previous section we conveniently considered symmetrical devices. Unfortunately, the PMOS and NMOS transistors are not symmetrical. At a simplified view, they differ mostly in the effective mobility (in the technology used in this work the mobility ratio of the NMOS/PMOS transistors (α np ) is roughly four times). To compensate this lower PMOS performance, the aspect ratio (W/L) of the PMOS transistors is usually α np times greater than that of the NMOS counterparts. With this constraint, both device types have the same g m (for a given drain current I D ), and this is also good to improve the noise performance of the amplifier [1] . However, the price to pay for wider PMOS transistors is greater parasitic capacitances. Another important constraint is to use channel lengths two or more times greater than the minimum channel length (L min ) allowed by the technology. Doing so short-channel phenomena are highly attenuated, but also the devices are slowed down. Following the previous constraints and the set of equations derived in the analysis section, the amplifier is sized targeting the highest GBW while providing a moderate DM DC gain (> 55 dB) and an average current consumption of about 1 mA. The sizing result is summarized in Table 1 (the passive elements sizing is: C L = 4 pF, C ab = 0.5 pF, and R a-b = 500 kΩ). It is worth to note that only transistors M 10 and M 12 are not saturated in strong or moderate inversion, and, except for the parasitic capacitances, the transistors small-signal parameters are approximately symmetrical.
Simulation Results
In this section some electrical simulations are presented for the amplifier sizing shown in Table 1 , which is done in a standard 0.13-µm high-speed 1.2 V CMOS technology (L min = 0.12 µm) from a pure foundry player. Only standard-V TH devices are used. For all simulations a load capacitance of 4 pF is employed. The DM frequency response is depicted in Fig. 5 . The amplifier achieves a GBW of 197 MHz with a phase margin of about 83 o , and a DC gain of about 55 dB while dissipating 1.12 mW from a 1.2 V supply. This results in a FoM of 704 MHz·pF/mW, which compares favorably with other up to date amplifiers [8] . The step response of the amplifier in unity-gain feedback configuration for a step of 0.2 V p-p,diff is shown in Fig. 6 (top) , where the settling final values are clearly indicated. Also in this figure is shown the output CM voltage settling, which indicates a good CM behavior. The amplifier settles to within the 0.01 % error band about the final values in less than 7.1 ns (exactly 6.96 ns for the positive step and 7.06 ns for the negative one).
Conclusions
In this work we proposed a fully differential self-biased inverter-based folded cascode amplifier which uses the feedforward-regulated cascode technique. The amplifier achieves a DM GBW of 197 MHz with a capacitive load of 4 pF while dissipating an average power of only 1.12 mW from a 1.2 V supply. Configured as a unity-gain follower, and with the same load, the amplifier settles to within an error of 0.01 % in less than 7.1 ns for 0.2 V p-p,diff positive and negative steps. These results show the suitability of the proposed amplifier for high speed and low power applications designed in standard deep-submicron CMOS technologies.
